

# NT7107C

Copyright: NEOTEC (C) 2007

<http://www.neotec.com.tw>

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of NEOTEC

## INTRODUCTION

The NT7107 is a LCD driver LSI with 64 channel outputs for dot matrix liquid crystal graphic display systems. This device provides 64 shift registers and 64 output drivers. It generates the timing signal to control the NT7108.


The NT7107 is fabricated by low power CMOS high voltage process technology, and is composed of the liquid crystal display system in combination with the NT7108 (64 channel segment driver).

## FEATURES

- Dot matrix LCD common driver with 64 channel output
- 64-bit shift register at internal LCD driver circuit
- Internal timing generator circuit for dynamic display
- Selection of master/slave mode
- Applicable LCD duty: 1/48, 1/64, 1/96, 1/128
- Power supply voltage: +2.7~+5.5V
- LCD driving voltage: 8V~17V ( $V_{DD}-V_{EE}$ )
- Interface


| Driver       |              | Controller |
|--------------|--------------|------------|
| COMMON       | SEGMENT      |            |
| Other NT7107 | Other NT7108 |            |

- High voltage CMOS process
- 100QFP or bare chip available

**BLOCK DIAGRAM**




100 PQ PACKAGE



**PIN DESCRIPTION**
**Table 1. Pin Description**

| Pin Number<br>QFP | Symbol                                | I/O                                                                            | Description                                                                                                                                                                                                                                                                                                             |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
|-------------------|---------------------------------------|--------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|------------------|-------|------------------------|------------------|---|--------------------------------------|------|---|---------------------------------------|---|---|------|---|-------|
| 28                | V <sub>DD</sub>                       | Power                                                                          | For internal logic circuit (+2.7~+5.5V)                                                                                                                                                                                                                                                                                 |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| 40                | V <sub>SS</sub>                       |                                                                                | GND (=0V)                                                                                                                                                                                                                                                                                                               |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| 23,58             | V <sub>EE</sub>                       |                                                                                | For LCD driver circuit                                                                                                                                                                                                                                                                                                  |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| 27,54             | V0L,V0R                               | Power                                                                          | Bias supply voltage terminals to drive LCD.                                                                                                                                                                                                                                                                             |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| 24,57             | V1L,V1R                               |                                                                                | <table><tr><th>Select Level</th><th colspan="2">Non-Select Level</th></tr><tr><td>V0L (R), V5L (R)</td><td colspan="2">V1L (R), V4L (R)</td></tr></table>                                                                                                                                                               | Select Level | Non-Select Level |       | V0L (R), V5L (R)       | V1L (R), V4L (R) |   |                                      |      |   |                                       |   |   |      |   |       |
| Select Level      | Non-Select Level                      |                                                                                |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| V0L (R), V5L (R)  | V1L (R), V4L (R)                      |                                                                                |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| 25,56             | V4L,V4R                               |                                                                                |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| 26,55             | V5L,V5R                               | The same voltage should connect V0L and V0R (V1L & V1R, V4L & V4R, V5L & V5R). |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| 42                | MS                                    | Input                                                                          | Section of master/slave mode<br>· Master mode (MS=1)<br>DIO1, DIO2, CL2 and M is output state.<br>· Salve mode (MS=0)<br>SHL=1 DIO1 is input state (DIO2 is output state)<br>SHL=0 DIO2 is input state (DIO1 is output state)<br>CL2 and M are input state.                                                             |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| 39                | SHL                                   | Input                                                                          | Selection of data shift direction. <table><tr><th>SHL</th><th colspan="2">Data Shift Direction</th></tr><tr><td>H</td><td colspan="2">DIO1 C1....C64 DIO2</td></tr><tr><td>L</td><td colspan="2">DIO2 C64....C1 DIO1</td></tr></table>                                                                                  |              |                  | SHL   | Data Shift Direction   |                  | H | DIO1 C1....C64 DIO2                  |      | L | DIO2 C64....C1 DIO1                   |   |   |      |   |       |
| SHL               | Data Shift Direction                  |                                                                                |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| H                 | DIO1 C1....C64 DIO2                   |                                                                                |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| L                 | DIO2 C64....C1 DIO1                   |                                                                                |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| 49                | PCLK2                                 | Input                                                                          | Selection of shift clock (CL2) phase. <table><tr><th>PCLK2</th><th colspan="2">Data Clock (CL2) Phase</th></tr><tr><td>H</td><td colspan="2">Data shift at the rising edge of CL2</td></tr><tr><td>L</td><td colspan="2">Data shift at the falling edge of CL2</td></tr></table>                                        |              |                  | PCLK2 | Data Clock (CL2) Phase |                  | H | Data shift at the rising edge of CL2 |      | L | Data shift at the falling edge of CL2 |   |   |      |   |       |
| PCLK2             | Data Clock (CL2) Phase                |                                                                                |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| H                 | Data shift at the rising edge of CL2  |                                                                                |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| L                 | Data shift at the falling edge of CL2 |                                                                                |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| 30                | FS                                    | Input                                                                          | Selection of oscillation frequency.<br>· Master mode<br>when the frame frequency is 70 Hz, the oscillation frequency should be<br>fosc=430kHz at FS=1(V <sub>DD</sub> )<br>fosc=215kHz at FS=0(V <sub>ss</sub> )<br>· Slave mode<br>Connect to V <sub>DD</sub>                                                          |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| 31<br>32          | DS1<br>DS2                            | Input                                                                          | Selection of display duty.<br>· Master mode <table><tr><th>DS1</th><th>DS2</th><th>Duty</th></tr><tr><td rowspan="2">L</td><td>L</td><td>1/48</td></tr><tr><td>H</td><td>1/64</td></tr><tr><td rowspan="2">H</td><td>L</td><td>1/96</td></tr><tr><td>H</td><td>1/128</td></tr></table><br>· Slave mode: Connect to VDD. |              |                  | DS1   | DS2                    | Duty             | L | L                                    | 1/48 | H | 1/64                                  | H | L | 1/96 | H | 1/128 |
| DS1               | DS2                                   | Duty                                                                           |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| L                 | L                                     | 1/48                                                                           |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
|                   | H                                     | 1/64                                                                           |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
| H                 | L                                     | 1/96                                                                           |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |
|                   | H                                     | 1/128                                                                          |                                                                                                                                                                                                                                                                                                                         |              |                  |       |                        |                  |   |                                      |      |   |                                       |   |   |      |   |       |

|  |  |  |  |
|--|--|--|--|
|  |  |  |  |
|--|--|--|--|

| Pin Number<br>QFP                | Symbol       | I/O              | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                        |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
|----------------------------------|--------------|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----|------|------|---|----|--------|--------|---|--------|--------|---|----|-------|--------|---|--------|-------|
| 35<br>37                         | R<br>CR      |                  | RC Oscillator (Built-in capacitor)<br>· Master mode: Use these terminals as shown below.<br><div><div><div>NT7107</div><div><div>R</div><div>CR</div><div>R<sub>f</sub></div></div></div><div><div>NT7107</div><div><div>R</div><div>CR</div><div>Open</div><div>External</div></div></div></div><br>· Slave mode: Stop the oscillator as shown below.<br><div><div>NT7107</div><div><div>R</div><div>CR</div><div>Open</div><div>V<sub>DD</sub></div></div></div> |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
| 44<br>43                         | CLK1<br>CLK2 | Output           | Operating clock output for the NT7108<br>· Master mode: connection to CLK1 and CLK2 of the NT7108<br>· Slave mode: open                                                                                                                                                                                                                                                                                                                                            |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
| 46                               | FRM          | Output           | Synchronous frame signal.<br>· Master mode: connection to FRM of the NT7108<br>· Slave mode: open                                                                                                                                                                                                                                                                                                                                                                  |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
| 47                               | M            | Input/<br>Output | Alternating signal input for LCD driving.<br>· Master mode: output state Connection to M of the NT7108<br>· Slave mode: input state Connection to the controller                                                                                                                                                                                                                                                                                                   |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
| 52                               | CL2          | Input/<br>Output | Data shift clock<br>· Master mode: output state Connection to CL of the NT7108<br>· Slave mode: input state connection to shift clock terminal of the controller.                                                                                                                                                                                                                                                                                                  |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
| 29<br>50                         | DIO1<br>DIO2 | Input/<br>Output | Data input/output pins of internal shift register. <table><tr><th>MS</th><th>SHL</th><th>DIO1</th><th>DIO2</th></tr><tr><td rowspan="2">H</td><td>H</td><td>Output</td><td>Output</td></tr><tr><td>L</td><td>Output</td><td>Output</td></tr><tr><td rowspan="2">L</td><td>H</td><td>Input</td><td>Output</td></tr><tr><td>L</td><td>Output</td><td>Input</td></tr></table>                                                                                         | MS   | SHL | DIO1 | DIO2 | H | H  | Output | Output | L | Output | Output | L | H  | Input | Output | L | Output | Input |
| MS                               | SHL          | DIO1             | DIO2                                                                                                                                                                                                                                                                                                                                                                                                                                                               |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
| H                                | H            | Output           | Output                                                                                                                                                                                                                                                                                                                                                                                                                                                             |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
|                                  | L            | Output           | Output                                                                                                                                                                                                                                                                                                                                                                                                                                                             |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
| L                                | H            | Input            | Output                                                                                                                                                                                                                                                                                                                                                                                                                                                             |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
|                                  | L            | Output           | Input                                                                                                                                                                                                                                                                                                                                                                                                                                                              |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
| 22-1<br>100-59                   | C1-C64       | Output           | Common signal output for LCD driving. <table><tr><th>Data</th><th>M</th><th>Out</th></tr><tr><td rowspan="2">L</td><td>L</td><td>V1</td></tr><tr><td>H</td><td>V4</td></tr><tr><td rowspan="2">H</td><td>L</td><td>V5</td></tr><tr><td>H</td><td>V0</td></tr></table>                                                                                                                                                                                              | Data | M   | Out  | L    | L | V1 | H      | V4     | H | L      | V5     | H | V0 |       |        |   |        |       |
| Data                             | M            | Out              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
| L                                | L            | V1               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
|                                  | H            | V4               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
| H                                | L            | V5               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
|                                  | H            | V0               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |
| 33,34,36<br>38,41,45<br>48,51,53 | NC           |                  | No connection                                                                                                                                                                                                                                                                                                                                                                                                                                                      |      |     |      |      |   |    |        |        |   |        |        |   |    |       |        |   |        |       |

**MAXIMUM ABSOLUTE LIMIT**

| Characteristic        | Symbol    | Value                         | Unit | Note    |
|-----------------------|-----------|-------------------------------|------|---------|
| Operating voltage     | $V_{DD}$  | -0.3 to +7.0                  | V    | (1)     |
| Supply voltage        | $V_{EE}$  | $V_{DD}-19.0$ to $V_{DD}+0.3$ |      | (4)     |
| Driver supply voltage | $V_B$     | -0.3 to $V_{DD}+0.3$          |      | (1),(2) |
|                       | $V_{LCD}$ | $V_{EE}-0.3$ to $V_{DD}+0.3$  |      | (3),(4) |
| Operating temperature | $T_{OPR}$ | -30 to +85                    | °C   | -       |
| Storage temperature   | $T_{STG}$ | -55 to +125                   |      | -       |

**NOTES:**

1. Based on  $V_{SS}=0V$
2. Applies to input terminals and I/O terminals at high impedance. (Except  $V_{0L(R)}$ ,  $V_{1L(R)}$ ,  $V_{4L(R)}$  and  $V_{5L(R)}$ )
3. Applies to  $V_{0L(R)}$ ,  $V_{1L(R)}$ ,  $V_{4L(R)}$  and  $V_{5L(R)}$ .
4. Voltage level:  $V_{DD} \geq V_{0L}=V_{0R} \geq V_{1L}=V_{1R} \geq V_{4L}=V_{4R} \geq V_{5L}=V_{5R} \geq V_{EE}$ .

**ELECTRICAL CHARACTERISTICS**
**DC CHARACTERISTICS** ( $V_{DD}=+5.0V$ ,  $V_{SS}=0V$ ,  $|V_{DD}-V_{EE}|=8\sim 17V$ ,  $T_A=-30 \sim +85^{\circ}C$ )

| Characteristic                  | Symbol        | Condition                                             | Min.         | Typ. | Max.        | Unit      | Note |
|---------------------------------|---------------|-------------------------------------------------------|--------------|------|-------------|-----------|------|
| Operating voltage               | $V_{DD}$      | -                                                     | 2.7          | -    | 5.5         | V         | (1)  |
| Input Voltage                   | High $V_{IH}$ | -                                                     | $0.7V_{DD}$  | -    | $V_{DD}$    |           |      |
|                                 | Low $V_{IL}$  | -                                                     | $V_{SS}$     | -    | $0.3V_{DD}$ |           |      |
| Output Voltage                  | High $V_{OH}$ | $I_{OH}=-0.4mA$                                       | $V_{DD}-0.4$ | -    | -           |           | (2)  |
|                                 | Low $V_{OL}$  | $I_{OL}=0.4mA$                                        | -            | -    | 0.4         |           |      |
| Input leakage current           | $I_{LKG}$     | $V_{IN}=V_{DD}-V_{SS}$                                | -1.0         | -    | 1.0         | $\mu A$   | (1)  |
| OSC frequency                   | $f_{OSC}$     | $R_f=47K\Omega \pm 2\%$                               | 315          | 450  | 585         | kHz       |      |
| On resistance ( $V_{DIV}-C_i$ ) | $R_{ON}$      | $V_{DD}-V_{EE}=17V$<br>Load current = $\pm 150 \mu A$ | -            | -    | 1.5         | $K\Omega$ |      |
| Operating current               | $I_{DD1}$     | Master mode; 1/128duty                                | -            | -    | 1.0         | mA        | (3)  |
|                                 | $I_{DD2}$     | Slave mode; 1/128 duty                                | -            | -    | 200         | $\mu A$   | (4)  |
| Supply current                  | $I_{EE}$      | Master mode; 1/128 duty                               | -            | -    | 100         |           | (5)  |
| Operating Frequency             | $f_{OP1}$     | Master mode; External clock                           | 50           | -    | 600         | kHz       |      |
|                                 | $f_{OP2}$     | Slave mode                                            | 0.5          | -    | 1500        |           |      |

**NOTES:**


1. Applies to input terminals FS, DS1, DS2, CR, SHL, MS and PCLK2 and I/O terminals DIO1, DIO2, M and CL2 in the input state.
2. Applies to output terminals CLK1, CLK2 and FRM and I/O terminals DIO1, DIO2, M and CL2 in the Output State.
3. This value is specified at about the current flowing through  $V_{SS}$ . Internal oscillation circuit:  $R_f = 47k\Omega$ , Each terminal of DS1, DS2, FS, SHL and MS is connected to  $V_{DD}$  and out is no load.
4. This value is specified at about the current flowing through  $V_{SS}$ . Each terminal of DS1, DS2, FS, SHL, PCLK2 and CR is connected to  $V_{DD}$ , and MS is connected to  $V_{SS}$ . CL2, M, DIO1 is external

clock.

5. This value is specified at the current flowing through  $V_{EE}$ . Don connect to  $V_{LCD}$  (V1-V5).


**AC CHARACTERISTICS** ( $V_{DD}=5V\pm10\%$ ,  $T_A=-30\sim+85^{\circ}C$ )

**Master Mode (MS= $V_{DD}$ , PCLK2= $V_{DD}$ )**




### Master Mode

| Characteristic             | Symbol    | Min. | Typ. | Max. | Unit    |
|----------------------------|-----------|------|------|------|---------|
| Data setup time            | $t_{SU}$  | 20   | -    | -    | $\mu s$ |
| Data hold time             | $t_{DH}$  | 40   | -    | -    |         |
| Data delay time            | $t_D$     | 5    | -    | -    |         |
| FRM delay time             | $t_{DF}$  | -2   | -    | 2    |         |
| M delay time               | $t_{DM}$  | -2   | -    | 2    |         |
| CL2 low level width        | $t_{WLC}$ | 35   | -    | -    |         |
| CL2 high level width       | $t_{WHC}$ | 35   | -    | -    | ns      |
| CLK1 low level width       | $t_{WL1}$ | 700  | -    | -    |         |
| CLK2 low level width       | $t_{WL2}$ | 700  | -    | -    |         |
| CLK1 high level width      | $t_{WH1}$ | 2100 | -    | -    |         |
| CLK2 high level width      | $t_{WH2}$ | 2100 | -    | -    |         |
| CLK1-CLK2 phase difference | $t_{D12}$ | 700  | -    | -    |         |
| CLK2-CLK1 phase difference | $t_{D21}$ | 700  | -    | -    |         |
| CLK1,CLK2 rise/fall time   | $t_R/t_F$ | -    | -    | 150  |         |

**Slave Mode (MS=V<sub>SS</sub>)**


| Characteristic        | Symbol     | Min. | Typ. | Max. | Unit | Note                  |
|-----------------------|------------|------|------|------|------|-----------------------|
| CL2 low level width   | $t_{WLC1}$ | 450  | -    | -    | ns   | PCLK2=V <sub>SS</sub> |
| CL2 high level width  | $t_{WHC1}$ | 150  | -    | -    |      | PCLK2=V <sub>SS</sub> |
| CL2 low level width   | $t_{WLC2}$ | 150  | -    | -    |      | PCLK2=V <sub>DD</sub> |
| CL2 high level width  | $t_{WHC2}$ | 450  | -    | -    |      | PCLK2=V <sub>DD</sub> |
| Data setup time       | $t_{SU}$   | 100  | -    | -    |      |                       |
| Date hold time        | $t_{DH}$   | 100  | -    | -    |      |                       |
| Data delay time       | $t_D$      | -    | -    | 200  |      | (NOTE)                |
| Output data hold time | $t_H$      | 10   | -    | -    |      |                       |
| CL2 rise/fall time    | $t_R/ t_F$ | -    | -    | 30   |      |                       |

**NOTE:** Connect load CL = 30pF




## FUNCTIONAL DESCRIPTION


### RC Oscillator

The RC Oscillator generates CL2, M, FRM of the NT7107, and CLK1 and CLK1 of the NT7108 by the oscillation resistor R and internal capacitor C. When selecting the master/slave mode, the oscillation circuit is as following:

Master Mode: In the master mode, use these terminals as shown below.




Internal Oscillation( $R_f=47k\Omega$ )



External Clock

Slave Mode: In the slave mode, stop the oscillator as shown below.



### Timing Generation Circuit

It generates CL2, M, FRM, CLK1 and CLK2 by the frequency from the oscillation circuit.

Selection of Master/Slave (M/S) Mode

When MS is H, it generates CL2, M, FRM, CLK1 and CLK2 internally.

When MS is L, it operates by receiving M and CL2 from the master device.

Frequency Selection (FS)

To adjust FRM frequency by 70Hz, the oscillation frequency should be as follows:

| FS | Oscillation Frequency |
|----|-----------------------|
| H  | $f_{OSC}=430kHz$      |
| L  | $f_{OSC}=215kHz$      |

In the slave mode, it is connected to  $V_{DD}$ .

### Duty Selection (DS1, DS2)

It provides various duty selections according to DS1 and DS2.

| DS1 | DS2 | Duty  |
|-----|-----|-------|
| L   | L   | 1/48  |
|     | H   | 1/64  |
| H   | L   | 1/96  |
|     | H   | 1/128 |

**Data Shift & Phase Select Control**

## Phase Selection

It is a circuit to shift data on synchronization of rising edge, or falling edge of the CL2 according to PCLK2.

| <b>PCLK2</b> | <b>Phase Selection</b>            |
|--------------|-----------------------------------|
| H            | Data shift on rising edge of CL2  |
| L            | Data shift on falling edge of CL2 |

## Data shift Direction Selection

When MS is connected to V<sub>DD</sub>, DIO1 and DIO2 terminal is only output.


When MS is connected to V<sub>SS</sub>, it depends on the SHL.

| <b>MS</b> | <b>SHL</b> | <b>DIO1</b> | <b>DIO2</b> | <b>Direction of Data</b> |
|-----------|------------|-------------|-------------|--------------------------|
| H         | H          | Output      | Output      | C1 à C64                 |
|           | L          | Output      | Output      | C64 à C1                 |
| L         | H          | Input       | Output      | DIO1 à C1 à C64 à DIO2   |
|           | L          | Output      | Input       | DIO2 à C64 à C1 à DIO1   |


## TIMING DIAGRAM

### 1/48 DUTY TIMING (MASTER MODE)

Condition: DS1=L, DS2=L, SHL=H (L), PCLK2=H




Relation of CL2 and DIO1(DIO2)




**1/128 DUTY TIMING (MASTER MODE)**

Condition: DS1=H, DS2=H, SHL=H(L), PCLK2=H





Relation of CL2 and DIO1(DIO2)



**1/48 DUTY TIMING (SLAVE MODE)**

Condition: SHL=H (L), PCLK2=L



**POWER DRIVER CIRCUIT**

**Relation of Duty & Bias**

| Duty  | Bias | RDIV   |
|-------|------|--------|
| 1/48  | 1/8  | R2=4R1 |
| 1/64  | 1/9  | R2=5R1 |
| 1/96  | 1/11 | R2=7R1 |
| 1/128 | 1/12 | R2=8R1 |

When duty factor is 1/48, the value of R1 & R2 should satisfy.  
 $R1/(4R1 + R2) = 1/8$  ;  
 $R1 = 3k\Omega$  ,  $R2 = 12k\Omega$


## APPLICATION CIRCUIT

1/128 duty Segment driver (NT7108) interface circuit



## PAD DIAGRAM

**Note:** Please connects the substrate to  $V_{DD}$  or floating.



**PAD DIAGRAM**

| PAD |       | COORDINATES |          |
|-----|-------|-------------|----------|
| NØ. | NAME  | X           | Y        |
| 1   | C22   | -1426.70    | 1556.10  |
| 2   | C21   | -1426.70    | 1436.10  |
| 3   | C20   | -1426.70    | 1316.10  |
| 4   | C19   | -1426.70    | 1196.10  |
| 5   | C18   | -1426.70    | 1076.10  |
| 6   | C17   | -1426.70    | 956.10   |
| 7   | C16   | -1426.70    | 836.10   |
| 8   | C15   | -1426.70    | 716.10   |
| 9   | C14   | -1426.70    | 596.10   |
| 10  | C13   | -1426.70    | 476.10   |
| 11  | C12   | -1426.70    | 356.10   |
| 12  | C11   | -1426.70    | 236.10   |
| 13  | C10   | -1426.70    | 116.10   |
| 14  | C9    | -1426.70    | -3.90    |
| 15  | C8    | -1426.70    | -123.90  |
| 16  | C7    | -1426.70    | -243.90  |
| 17  | C6    | -1426.70    | -363.90  |
| 18  | C5    | -1426.70    | -483.90  |
| 19  | C4    | -1426.70    | -603.90  |
| 20  | C3    | -1426.70    | -723.90  |
| 21  | C2    | -1426.70    | -843.90  |
| 22  | C1    | -1426.70    | -963.90  |
| 23  | Vee   | -1426.70    | -1083.90 |
| 24  | V1L   | -1426.70    | -1203.90 |
| 25  | V4L   | -1426.70    | -1323.90 |
| 26  | V5L   | -1426.70    | -1443.90 |
| 27  | V0L   | -1426.70    | -1563.90 |
| 28  | VDD   | -974.90     | -1618.10 |
| 29  | DIO1  | -854.90     | -1618.10 |
| 30  | FS    | -734.90     | -1618.10 |
| 31  | DS1   | -614.90     | -1618.10 |
| 32  | DS2   | -494.90     | -1618.10 |
| 33  | R     | -374.90     | -1618.10 |
| 34  | CR    | -254.90     | -1618.10 |
| 35  | SHL   | -134.90     | -1618.10 |
| 36  | GND   | -1.90       | -1618.10 |
| 37  | MS    | 131.10      | -1618.10 |
| 38  | CLK2  | 251.10      | -1618.10 |
| 39  | CLK1  | 371.10      | -1618.10 |
| 40  | FRM   | 491.10      | -1618.10 |
| 41  | M     | 611.10      | -1618.10 |
| 42  | PCLK2 | 731.10      | -1618.10 |
| 43  | DIO2  | 851.10      | -1618.10 |
| 44  | CL2   | 971.10      | -1618.10 |
| 45  | V0R   | 1426.60     | -1563.90 |
| 46  | V5R   | 1426.60     | -1443.90 |
| 47  | V4R   | 1426.60     | -1323.90 |

| PAD |      | COORDINATES |          |
|-----|------|-------------|----------|
| NØ. | NAME | X           | Y        |
| 48  | V1R  | 1426.60     | -1203.90 |
| 49  | Vee  | 1426.60     | -1083.90 |
| 50  | C64  | 1426.60     | -963.90  |
| 51  | C63  | 1426.60     | -843.90  |
| 52  | C62  | 1426.60     | -723.90  |
| 53  | C61  | 1426.60     | -603.90  |
| 54  | C60  | 1426.60     | -483.90  |
| 55  | C59  | 1426.60     | -363.90  |
| 56  | C58  | 1426.60     | -243.90  |
| 57  | C57  | 1426.60     | -123.90  |
| 58  | C56  | 1426.60     | -3.90    |
| 59  | C55  | 1426.60     | 116.10   |
| 60  | C54  | 1426.60     | 236.10   |
| 61  | C53  | 1426.60     | 356.10   |
| 62  | C52  | 1426.60     | 476.10   |
| 63  | C51  | 1426.60     | 596.10   |
| 64  | C50  | 1426.60     | 716.10   |
| 65  | C49  | 1426.60     | 836.10   |
| 66  | C48  | 1426.60     | 956.10   |
| 67  | C47  | 1426.60     | 1076.10  |
| 68  | C46  | 1426.60     | 1196.10  |
| 69  | C45  | 1426.60     | 1316.10  |
| 70  | C44  | 1426.60     | 1436.10  |
| 71  | C43  | 1426.60     | 1556.10  |
| 72  | C42  | 1140.00     | 1611.80  |
| 73  | C41  | 1020.00     | 1611.80  |
| 74  | C40  | 900.00      | 1611.80  |
| 75  | C39  | 780.00      | 1611.80  |
| 76  | C38  | 660.00      | 1611.80  |
| 77  | C37  | 540.00      | 1611.80  |
| 78  | C36  | 420.00      | 1611.80  |
| 79  | C35  | 300.00      | 1611.80  |
| 80  | C34  | 180.00      | 1611.80  |
| 81  | C33  | 60.00       | 1611.80  |
| 82  | C32  | -60.00      | 1611.80  |
| 83  | C31  | -180.00     | 1611.80  |
| 84  | C30  | -300.00     | 1611.80  |
| 85  | C29  | -420.00     | 1611.80  |
| 86  | C28  | -540.00     | 1611.80  |
| 87  | C27  | -660.00     | 1611.80  |
| 88  | C26  | -780.00     | 1611.80  |
| 89  | C25  | -900.00     | 1611.80  |
| 90  | C24  | -1020.00    | 1611.80  |
| 91  | C23  | -1140.00    | 1611.80  |

**Revision History**

| <b>Ver. No</b> | <b>Date</b> | <b>Page</b> | <b>Description</b>                         |
|----------------|-------------|-------------|--------------------------------------------|
| 0.11           | 2007/12/17  | 17          | Add Pad size & window & pitch description. |